Electronics Design Engineer x 4

£81.90 per hour (inside IR35)

Portsmouth

Monday to Thursday onsite

Defence

This is a technical role relating to the Electronic aspects of hardware design & test.

The Role Holder will :-

• Develop and/or support electronic design solutions for both new products and technology insertions into legacy products.
• Produce and/or support detailed designs from concept to completion and addressing a range of engineering challenges.

Participating in all aspects of board- and unit-level design and test activities, including interfaces with higher-level assemblies.

Typical duties include (but are not limited to):

Detailed electronic circuit design including component selection, evaluation, simulation, schematic capture, and liaising with PCB design teams.

Specification of bespoke procured hardware.

Design verification using a combination of simulation, analysis, and test techniques, including support to EMC test houses and customer installations.

Generate design documentation and technical reports.

Interfacing with related disciplines.

Assist the development of higher level system designs.

Assist the development of technical requirement specifications

Support system integration activities.

Work with embedded software and PLD engineers as necessary

Contribute to progress, peer, and design reviews.

Knowledge:

Generating component level electronic designs for introduction into volume production.

Digital design including processor interfacing, memory devices, PLD interfacing, UARTs, SPI, I2C, Ethernet etc.

ADC/DAC devices and techniques

Analogue design including op-amps, transistor-level design, control loops and low noise techniques.

High power techniques.

Design proving, integration, and defect resolution.

Gathering of evidence to support acceptance, fitness for purpose, legislative requirements, and safety.

Skills:

Previous experience of operating in a defence or high safety integrity environment.

Experience of low-noise analogue techniques

Experience of high power techniques (kW level)

Experience of FPGA/CPLD development

JBRP1_UKTJ